Proposed Organization of Thrust B: FEOL Processes May 1999/Anthony Muscat, U of A

B-1: Surface Cleaning

- Examine Fundamentals of New Chemistries
 - Liquids

ullet

- Water/O3 for rework and post-RIE cleaning.
- Gases
 - HF/vapor
 - post-RIE clean.
- Modeling
- Quantify Acceptable Levels of Surface Contamination
 - Define a device structure, a contaminant, and an acceptable level in atoms/cm^2.
 - Ex., acceptable organic level for 30 nm gate oxide.

• B-2: Surface Termination

- New Chemistries
 - I-CH3OH delivered by gas or liquid.
- Surface Microstructure
 - Roughness and Uniformity
- B-3: New FEOL Materials
 - Gate Dielectric (high k)
 - Gate Electrode (metal)

Understanding of Electrochemical Cu Deposition on the Si Surface



New passivation technology

- a factor to evaluate the passivation
- resistance to metal contamination

GOI (Gate Oxide Integrity)

Si wet etch mechanism

from the viewpoints of

• micro-roughness

• degradation of lifetime and dielectric brekdown voltage

• properties of chemicals (pH, redox potential....)

• effect on the oxidation kinetics

High-k dielectrics

• effect on the dielectrics

- What are the factors to control the Cu deposition on the Si surface?
- What is the way to reduce the Cu contamination on the Si surface?
- How much Cu on the Si surface will affect the device properties?



Proposed Structure of Thrust B

(Gerardo Montano and Casey Finstad, 5/13/99)



By connecting projects through their phases, we will tend to connect those projects with similar experimental setups and techniques. Also, liquid phase technology will tend to be more short-term than the multi-phase and (especially) the vaporphase technologies.



New Ideas for Thrust B

- Interface science for the gate stack materials of the future dielectrics beyond SiO₂
 - build on/add to fundamental understanding of Si surface cleaning
 - investigate effects of Si surface preparation on novel gate dielectric electrical behavior, interface state density
 - probe the thermal stability of novel dielectrics next to Si identify processing conditions/thermal budgets that avoid undesired interfacial SiO_2 formation, measure the kinetics of interface reactions
- Processing approaches for Pb-containing high-k dielectrics
 - investigate properties of PZT capacitors made via low thermal budget MOCVD/annealing processes that keep the Pb in the dielectric layer
 - measure Pb incorporation efficiency during MOCVD, and investigate effect of microwave enhanced CVD on Pb utilization
 - measure the kinetics of PbO-loss from PZT films during post-deposition annealing of exposed and electroded dielectrics

Revolutionary Structure of Thrust B

(Chidsey, 5/13/99)

Revolutionary Structure



Possible New Structure of Thrust B

(Reddy, 5/13/99)



Omitted: Fundamentals of wet etching,

Impact of roughness and contamination on GOI



Kathleen Morse, Stanford