Materials for Next Generation Lithography and Advanced Back-End-of-Line Interconnects – An Overview

> Dr. Gary N. Taylor Dr. Jeffrey M. Calvert

Shipley Microelectronics Marlborough, MA 01752



Outline

- Introduction
 - Technology & Business Directions
- MOSAIC (BEOL) Program
 - -Cu, low κ , CMP, cleaning, integration
- Next Generation Lithography Program – 157nm, EPL, EUV, ...



Electronic Materials Business

Morton

• PWB

LeaRonal

- PWB
- Semiconductor Packaging
- Connector
- Industrial Finishing

Shipley

• PWB

- Industrial
 Finishing
- Semiconductor
 Fabrication

Rodel

- CMP
- Silicon Wafer
- Memory Disk

Rohm and Haas Electronic Materials





Electronic Material Sales: 1992-2000



PWB - Connectors - Semiconductor Packaging
 Microelectronics



Circuit Delay and Interconnect Materials

- The diagram below illustrates the problem of "RC time delay"- the physical effect which dominates as metal interconnects crowd closer together
- Cu interconnects and Low-κ dielectrics are required for smaller, faster devices



Gate Delay
Interconnect Delay, Al/SiO₂
Sum of Delays, Al/SiO₂
Interconnect Delay, Cu/Low κ
Sum of Delays, Cu/Low κ

Data from Mark T. Bohr, "Interconnect Scaling -The Real Limiter to High Performance ULSI"; Proceedings of the 1995, IEEE International Electron Devices Meeting; p 241-242. Adapted from Sematech Update 9/96 - KA Monnig



Why Copper and Low K Dielectrics?

- Processing speed is determined by the circuit delay
- Circuit delay (τ) is the <u>inverse</u> of resistance (R) x capacitance (C)
 * τ = 1/RC
- Minimizing delay increases speed:
 - Decrease metal conductor resistivity (ρ) to decrease resistance:
 - Aluminum => Copper
 - Decrease insulator dielectric constant (κ) to decrease capacitance
 - Silica (glass) => low κ dielectrics



- Moving to Cu/low κ increases speed ~3x over Al/SiO₂
- Cu/low k technology enables the production of chips at 0.13 μm feature sizes and below



The Concept of MOSAIC





Copper Electroplating: Bottom-Up Fill



• Selection of additives in plating formulation determines conformal vs. "bottom-up gapfilling



Fabrication of Inlaid Copper Wiring by Electroplating

0.15µm dense trenches



0.11µm isolated trench



0.12μ x1.2 μ (10:1 AR) trenches





Edge

22µm dense vias



• High aspect ratio (10:1), 100nm structures filled using current generation EP Cu products



Effect of Additves on Cu Electrodeposition



 FIB microscopy shows void-free gapfill @ [Additive] ≥ 50% of nominal level



• Modulation of [additive] in bath increases time for self-annealing to reach minimum resistivity

Data obtained in collaboration with IMEC



Waveform Modification for Improved Uniformity

DC Waveform

Reverse Pulse Waveform





• 0.20µm trenches, AR 4:1, 250Å Ta barrier, 1000Å Cu seed, 1µm EP Cu

- Bottom-up fill mechanism leads to "bump" plating over dense features with standard POR
- Plating recipe incorporating a Periodic Pulse Reverse waveform polishes back high current density regions, improves within-die uniformity
- Improved uniformity is directly correlated with improved CMP performance



Seed Layer Enhancement



Seed Layer Enhancement



• Discontinuous seed layer (asdeposited, or due to etching of thinly plated areas) leads to patchy initiation of plating, resulting in poor gapfill (voids) • Seed Layer enhancement deposits additional Cu on discontinuous base layer and makes adjacent regions of Cu seed contiguous. Uniform initiation of plating eliminates voids





Cu Electroplating: Challenges for the Future

- Seed and barrier layer chemistries for 100nm node and below
 - Repair, make thinner, eliminate
- Co-optimization of EP Cu and CMP chemistries
 - Improved planarization and defectivity across 300mm
- Development of specialty Cu formulations for improved device electrical performance



Nanoparticle Fabrication for Porous ILDs

Morphology/Shape



Multilobes



raspberry



porous



8

snake

High Aspect Ratio Polymers

rod

Structure

tetrahedral



- Fabrication of structurally-tailored polymer particles is a core competency of R&H
- Particles are made in sizes ranging from µm to nm
- Particle dispersions are made in high purity and at scale



Porogen Approach to Formation of Nanoporous ILD Materials



Polymeric Porogen Particles



- Transmission electron micrograph of a thin section of polymeric porogen nanoparticles embedded in a silsesquioxane matrix
- Average size of particles in TEM is 20 nm
- Modification of polymerization conditions can produce particles of 1-5nm diameter with narrow size distribution



Porous Organosiloxane Films

- Incorporation of porogen particles into organosiloxane matrix, followed by thermal decomposition of the porogens produces nanoporous films
- Dielectric constant and refractive index track porogen loading



Porous Low κ Dielectric Films from Polymer Nanoparticles

 $\kappa = 2.3 - 2.4$ 20% porous organosiloxane film $\kappa = 1.8 - 1.9$ 50% porous organosiloxane film



Average pore radius = 1.3 nm

Average pore radius = 4.8 nm

- Uniform pore formation equivalent to porogen particle size distribution
- Porogen compatibility with both inorganic (Si-O) and organic matrix materials

Standard processing, 200 mm wafer:Spin speed3000 rpmHot plate cure90°C/60sec &150°C/60secRTP furnace cure425°C/1 hr



Photoresist Patterning on Nanoporous ILD

250 nm



Initial results:

(lithography not optimized!) - Good pattern formation - Interfacial profile control - Adhesion

230 nm



210 nm



30 mJ/cm²

Process Conditions	
Substrate:	$200 \text{ mm} 1-20 \Omega$ silic
ILD Layer:	8,000 Å porous orga
Porosity:	30% porous (Est. k=
ARC:	none
Resist:	UV210-0.6, 5766 Å
Soft BaKe:	130° C/60s
Expose:	ASML5500/300
	$(0.63 \text{NA}, 0.850 \sigma_0, 0.00 \text{ m})$
Post Exposure Bake:	130° C/60s
Develop:	MF CD-26, 60 sec. :





silicon <100>

organosiloxane

k=2.1)

Low K Dielectric: Challenges for the Future

- Demonstration of viable nanoporous organic ILD
- Highly porous ($\kappa < 2.0$) ILD capable of withstanding standard CMP and integration processing
- Ultra-low κ ILD ($\kappa < 1.7$) and beyond??
- Photoimageable ILD







PRX-417 Post-Etch Residue Remover

• PRX-417 completely removes polymers on the bottom and inner walls of high-aspect ratio vias without metal undercut



PRX-417 Post-Etch Residue Remover

• PRX-417 can remove low-k dielectric sidewall polymers without damaging or degrading low-k films or properties



Compatibility with organic ILD (FLARE)





Clean removal of sidewall polymer; no Cu corrosion





Note: all copper has been etched away



Syc

- **Short-term:** Non-hydroxylamine based photoresist removal and post-etch cleaning
- <u>Effective</u> aqueous or solventless cleaning chemistries
- Cleaners, EBRs, and related ancillaries for Cu-low κ Dual Damascene processing
 - Integration with complex stacks of multiple new materials
- Post-etch, post-CMP particle removal at 100nm node and below





Copper Damascene Integration



- Oxide/nitride stack
- AR3 coating
- UV210 photoresist coating
- ASML 5500/300 patterning
- LDD26 developer
- Low-к porous ILD



- AR3 etch
- Oxide etch
- PERR





- Photoresist strip
- Post-etch strip
- SVCstrippers





Copper Damascene Integration



PVD Ta or TaN barrier PVD copper seed





- Seed layer chemistries
- EP Cu
- Waveform recipe





- Copper CMP RODELBarrier CMP RODEL
- Post- CMP cleaners

