

Microelectronics Packaging

Processing Overview, Industry Trends and ESH Issues

Greg Raupp (ASU)
Thomas S. Dory (Intel)
©2001




NSF/SRC Center for Environmentally-Benign Semiconductor Manufacturing

Outline

- Major packaging functions and key issues
- Wire bonding and wireless bonding process flows
- Industry trends in packaging processes
- ESH issues




Key Packaging Functions



Critical Packaging Functional Issues

- **Heat dissipation: increase in transistor density causes increased power density**
- **I/O: number of terminals continues to rise even as package size decreases**

Technology Roadmap Heat Dissipation Requirements




Key:

- Server**
- Desktop**
- Bars → W**
- Lines → W/cm²**

10⁵ W/m²

I/O Solutions


- **Wire bonding: number of terminals limited by pad density at perimeter**



- **Wire-less bonding: no perimeter limitation -- terminals limited only by areal density (or pitch) of solder bumps**




Packaging Process Flow: Saw wafer into individual die





• **bad die**

Wire bonding packaging process





**attach die to package
with adhesive**




**wire bond pads to
package shelves**

seal package



Wire bonded die (one corner shown)


adhesive



bond pads

package
shelves


Wire bonding wedge bond closeup



Au wire

**package
shelf**

Wireless bonding solder bumps




**Test chip showing
bumps completely
covering surface
of chip**


**Connections not
limited by die
perimeter**

Wireless bonding: redistribution layer fabrication

**Finished multilevel
interconnection ULSI chip**




**Passivate, pattern
deposit via metal**




**Redistribution
layer with vias**


Wireless bonding: bonding pad fabrication




Wireless bonding: bump via fabrication



Wireless bonding: barrier layer fabrication




Wireless bonding: solder bump fabrication




**deposit solder
through
mask or plate**

Wireless bonding: flip-chip bonding





Wireless bonding: bonded package



**reflowed
solder
joint**


Wireless bonding: underfill

Purpose: minimize induced stress
enhance mechanical integrity
encapsulate




Self-filleting capillary flow
Liquid epoxy encapsulant

Package Cross Section



Package with Heat Sink Cross Section



"New" Packaging Process Directions

- **Wafer Scale Packaging (WSP)**
 - ✓ IC packaging performed on wafer
 - ✓ low-to-moderate I/O density applications
- **System-on-a-Chip (SOC) Packaging**
 - ✓ multiple chips in single package
 - ✓ multiple functions
 - » RF and mixed signal (incl. embedded passives)
 - » MEMS
 - » bio-chips

WSP Implications

- **Known-good-packages vs. known- good-die**
- **Economics of wafer-scale interconnect processing**
- **Blurring of the boundaries between chip manufacture and packaging**
 - **Cu / Ag ECD metallization**
 - **Barriers**
 - **CMP**

Principal ESH Issues

- **Pb-free solders**
- **Pb-free lead frames**
- **ECD baths (Cu, Ni, Au, Ag, Co)**
- **Flame retardants**
 - Bromine-containing
 - Antimony trioxide
- **Water use (plating)**
- **Energy use**
- **Heat sink attach materials**

Wireless bonding: bump via fabrication

Subtractive Flow

Additive Flow

1. Deposit dielectric



2. Apply photoresist





Photo-BCB

3. Soft bake



4. Align & Expose



5. Develop image



6. Hard bake




7. Etch




8. Resist strip



Photosensitive Benzocyclobutene




Single-step, low T cure
Moisture resistant
Thermal stability
Film retention
Low dielectric constant




CLA photosensitizer


Spin Coat ESH Liabilities



Overlapping Performance Metrics



Autophotosensitive Photoimageable Polyimide Vapor Deposition



Environmentally Benign Pb-free Solders for Microelectronics Packaging Applications

N. Chawla

**Department of Chemical and
Materials Engineering
Arizona State University**