

**Infineon**

# Nano Interconnect Technology - Looking at the End of the Roadmap

*Werner Pamler*

*Infineon Technologies, Corporate Research CPR NP  
Munich, Germany*



Never stop thinking.

# Outline

---

## ■ *Introduction*

- Infineon's Corporate Research (CPR)
- ITRS Roadmap

## ■ *Nano Interconnect Activities at IFX CPR*

- Resistivity
- Cu Diffusion Barriers
- Air Gaps
  - State of the Art
  - Ozone/TEOS CVD
  - Measurements
  - Simulation

# Corporate Research (CPR)

A Mix of Blue Sky, High Risk, and Roadmap Extension Projects

Nano Devices	Nano Processes	Photonics	High Frequency Circuits	Few Electron Devices	Systems Technology	Emerging Technologies
Double Gate Transistors  Quantum Devices	Nano-interconnects  Carbon Nanotubes	Advanced Laser Diodes  > 40 Gb/s Components	CMOS Circuits  SiGe Bipolar Circuits	Fully Electronic Biochip  35nm Device Circuits	60 GHz Broadband Access Systems  Innovative Cell Phone Architectures	Wearable Electronics  Polymer Electronics



# Interconnect Problems

stop thinking  
Never



Complexity




Reliability



Integration

# Interconnects



SEM image of AMD's microprocessor ("Hammer") in 130 nm CMOS technology with 9 copper layers

# ITRS Roadmap 2003

## Interconnect Technology Requirements (MPU, long-term)

	2010	2012	2013	2015	2016	2018
DRAM ½ pitch [nm]	45	35	32	25	22	18
Metal 1 wiring pitch [nm]	108	84	76	60	54	42
Metal 1 asp. ratio (for Cu)	1.8	1.8	1.9	1.9	2	2
Conductor effective resistivity [ $\mu\Omega$ cm]	2.2	2.2	2.2	2.2	2.2	2.2
Barrier / cladding thickness [nm]	5	4	3.5	3	2.5	2
Interlevel metal insulator, effective $k$	2.3-2.6	2.3-2.6	2.0-2.4	2.0-2.4	<2.0	<2.0
Interlevel metal insulator, bulk $k$	<2.1	<2.1	<1.9	<1.9	<1.7	<1.7

 manufacturable solutions known

 no known solutions

# ITRS Roadmap 2003


## Interconnect Technology Requirements (MPU, long-term)

	2010	2012	2013	2015	2016	2018
DRAM ½ pitch [nm]	45	35	32	25	22	18
Metal 1 wiring pitch [nm]	108	84	76	60	54	42
Metal 1 asp. ratio (for Cu)	1.8	1.8	1.9	1.9	2	2
<b>Conductor effective resistivity [<math>\mu\text{W cm}</math>]</b>	<b>2.2</b>	<b>2.2</b>	<b>2.2</b>	<b>2.2</b>	<b>2.2</b>	<b>2.2</b>
Barrier / cladding thickness [nm]	5	4	3.5	3	2.5	2
Interlevel metal insulator, effective $k$	2.3-2.6	2.3-2.6	2.0-2.4	2.0-2.4	<2.0	<2.0
Interlevel metal insulator, bulk $k$	<2.1	<2.1	<1.9	<1.9	<1.7	<1.7


 manufacturable solutions known

 no known solutions

# Dependence of Cu Resistivity on Line Width




- Wide conductor
- Weak scattering
- Low resistivity



- Narrow conductor
- Strong scattering
- High resistivity



# Dependence of Cu Resistivity on Line Width



## Surface Scattering

Fuchs-Sondheimer model

$$r_{surf} = r(h, w, p, l)$$

h, w: conductor height and width  
 p: specularity parameter  
 $\lambda$ : electron mean free path

## Grain Boundary Scattering

Mayadas-Shatzkes model


$$r_{g.b.} = r(d, R, l)$$

d: ave. grain boundary distance  
 R: Reflection coefficient at g.b.  
 $\lambda$ : electron mean free path

W. Steinhögl et al., Phys. Rev. B66 (2002)

# 45 nm Cu Lines in i-line Lithography

a-Si patterning





Werner Pamler  
CPR NP

June 2003  
Page 10


*G. Steinlesberger et al., Proc. IITC 2002*

# 45 nm Cu Lines in i-line Lithography

a-Si patterning




comformal a-Si  
deposition




# 45 nm Cu Lines in i-line Lithography



a-Si patterning



comformal a-Si deposition




spacer etch




# 45 nm Cu Lines in i-line Lithography


a-Si patterning





comformal a-Si deposition



spacer etch




oxide etch with  
a-Si hardmask




# 45 nm Cu Lines in i-line Lithography


a-Si patterning




comformal a-Si deposition





spacer etch



oxide etch with a-Si hardmask



hardmask removal



# 45 nm Cu Lines in i-line Lithography



a-Si patterning







comformal a-Si deposition

spacer etch

oxide etch with a-Si hardmask


hardmask removal

Cu damascene



# Cu Resistivity


## Dependence on Line Width






# Cu Resistivity: Reduction of Temperature?

ITRS Requirement  $\rho_{Cu} = 2.2 \mu\Omega \text{ cm}$  will not be met below 40 nm



# Resistivity


Will Al get a second chance?



# Resistivity

Will Al get a second chance?

---



## The World's Narrowest Al Conductor Lines

*G. Steinlesberger et al., IITC 2004*

Electrical measurements to be made...

# ITRS Roadmap 2003

## Interconnect Technology Requirements (MPU, long-term)

	2010	2012	2013	2015	2016	2018
DRAM ½ pitch [nm]	45	35	32	25	22	18
Metal 1 wiring pitch [nm]	108	84	76	60	54	42
Metal 1 asp. ratio (for Cu)	1.8	1.8	1.9	1.9	2	2
Conductor effective resistivity [ $\mu\Omega$ cm]	2.2	2.2	2.2	2.2	2.2	2.2
<b>Barrier / cladding thickness [nm]</b>	<b>5</b>	<b>4</b>	<b>3.5</b>	<b>3</b>	<b>2.5</b>	<b>2</b>
Interlevel metal insulator, effective $k$	2.3-2.6	2.3-2.6	2.0-2.4	2.0-2.4	<2.0	<2.0
Interlevel metal insulator, bulk $k$	<2.1	<2.1	<1.9	<1.9	<1.7	<1.7




manufacturable solutions known



no known solutions

# Barriers



No degradation of dielectric



# ITRS Roadmap 2003

## Interconnect Technology Requirements (MPU, long-term)

	2010	2012	2013	2015	2016	2018
DRAM ½ pitch [nm]	45	35	32	25	22	18
Metal 1 wiring pitch [nm]	108	84	76	60	54	42
Metal 1 asp. ratio (for Cu)	1.8	1.8	1.9	1.9	2	2
Conductor effective resistivity [ $\mu\Omega$ cm]	2.2	2.2	2.2	2.2	2.2	2.2
Barrier / cladding thickness [nm]	5	4	3.5	3	2.5	2
<b>Interlevel metal insulator, effective <math>k</math></b>	<b>2.3-2.6</b>	<b>2.3-2.6</b>	<b>2.0-2.4</b>	<b>2.0-2.4</b>	<b>&lt;2.0</b>	<b>&lt;2.0</b>
<b>Interlevel metal insulator, bulk <math>k</math></b>	<b>&lt;2.1</b>	<b>&lt;2.1</b>	<b>&lt;1.9</b>	<b>&lt;1.9</b>	<b>&lt;1.7</b>	<b>&lt;1.7</b>



manufacturable solutions known



no known solutions

Werner Pamler  
CPR NP

June 2003  
Page 22

<http://public.itrs.net>


stop thinking  
never



# Concepts for Air Gap Technology

## “Gas Dome” Concept

- Processing of metallization system in organic dielectric
- Vaporization of dielectric after finishing layers



Gas dome concept

Source:


Wade, *Semiconductor International*, 1999, no.7, p.125

- Highest  $k_{eff}$  achievable
- But: Stability issues, poor thermal conductivity

# Concepts for Air Gap Technology

## Seal-off Approach

- Remove dielectric material between Cu lines after each metal layer
- Deposit non-conformal dielectric to close the air gap for subsequent processing




*Arnal et al., Proc. IITC 2001*

- Better stability, better thermal conductivity
- Less  $k_{eff}$  reduction
- High needle-like features at the top of the air gap top
- Danger for subsequent CMP




# Infineon's Approach

## Airgap Formation by Selective Ozone / TEOS Deposition



# Ozone / TEOS CVD

## Process regimes




# Selective Ozone / TEOS CVD

## Substrate Dependence


**Silicon, aluminum,  
SiH<sub>4</sub>-based PE-CVD oxide:**

- high deposition rate
- low wet etch rate
- dense microstructure




**Silicon nitride, Ti nitride,  
PE-TEOS, thermal oxide:**

- low (no) deposition rate
- high wet etch rate
- porous microstructure  
("swiss cheese")



# Process Flow for Airgap Creation



## ■ Dielectric Layer Deposition

- Base Layer → no O<sub>3</sub> / TEOS growth
- Seed layer → good O<sub>3</sub> / TEOS growth


## ■ Cu Damascene Technology

## ■ Air Gap Lithography

## ■ Air Gap Etch

## ■ Selective O<sub>3</sub> / TEOS Deposition

# CPR's First Air Gaps






Werner Pamler  
CPR NP

June 2003  
Page 29


“Seed” → USG-Silane  
“Base” → modified USG-TEOS

# CPR's First Air Gaps

## Electrical Measurements: Capacitance





air gap width:  $0.38 \mu\text{m}$   
 line width:  $0.5 \mu\text{m}$   
 spacing:  $0.5 - 1.2 \mu\text{m}$



# CPR's First Air Gaps



## Electrical Measurements: Capacitance



air gap width:  $0.38 \mu\text{m}$   
 line width:  $0.5 \mu\text{m}$   
 spacing:  $0.5 - 1.2 \mu\text{m}$

# CPR's First Air Gaps


## Electrical Measurements: Capacitance





# CPR's First Air Gaps

## Electrical Measurements: Leakage Current




- Degradation of break-down field for air gap structures
- No degradation of leakage current for moderate fields as required by the ITRS roadmap for the next 10 years.

# Air Gap Technology

## Simulation of Line-to-line Capacitance

### Effective $k$ value ( $k_{eff}$ )

- $k$  value of a fictitious uniform material where the same line-to-line capacitance would be measured as for the real, layered structure



# Air Gap Technology


## Simulation of Line-to-line Capacitance

- Numerical solution of Laplace equation by “Maxwell 2D” (Ansoft Corp.)
- Input data:
  - geometrical dimensions
  - dielectric constants of used materials

$$k_{\text{O}_3/\text{TEOS}} = 4.2$$

$$k_{\text{“Seed”}} = 4.5$$


$$k_{\text{“Base”}} = 4.3$$



$$k_{\text{Nitride}} = 7.5$$

# Air Gap Technology

## Simulation of Line-to-line Capacitance




Simulation of  
- electric field (arrows) and  
- potential (color shades)  
of an air gap structure.

# Air Gap Technology

## Simulation of Line-to-line Capacitance

Discussion of geometrical effects

Structure	Capacitance ratio	$k_{eff}$
0.35 $\mu\text{m}$ wide air gap, centered	53.7 %	2.5




measured value:  
52.5 %

# Air Gap Technology

## Simulation of Line-to-line Capacitance

### Discussion of geometrical effects

Structure	Capacitance ratio	$k_{eff}$
0.35 $\mu\text{m}$ wide air gap, centered	53.7 %	2.5
0.35 $\mu\text{m}$ wide air gap, max. misalignment	52.7 %	2.5




# Air Gap Technology

## Simulation of Line-to-line Capacitance

### Discussion of geometrical effects

Structure	Capacitance ratio	$k_{eff}$
0.35 $\mu\text{m}$ wide air gap, centered	53.7 %	2.5
0.35 $\mu\text{m}$ wide air gap, max. misalignment	52.7 %	2.5
0.5 $\mu\text{m}$ wide air gap (no spacers)	44.4 %	2.1




# Air Gap Technology

## Simulation of Line-to-line Capacitance

### Discussion of geometrical effects

Structure	Capacitance ratio	$k$
0.35 $\mu\text{m}$ wide air gap, centered	53.7 %	2.5
0.35 $\mu\text{m}$ wide air gap, max. misalignment	52.7 %	2.1
0.5 $\mu\text{m}$ wide air gap (no spacers)	44.4 %	1.7
Like 3 <sup>rd</sup> case, but: line aspect ratio = 2	37.9 %	1.7

ITRS Requirement > 2015







# IFX CPR Air Gap Technology

## Outlook

---

- Reliability measurements
- Find a self-aligned process

Werner Pamler  
CPR NP

June 2003  
Page 41

# Conclusions

---

- **Resistivity:**

$\rho < 2.2 \mu\Omega \text{ cm}$  cannot be met even at reduced temperatures for  $< 40 \text{ nm}$  conductor dimensions (“Size effect”).

- **Diffusion barriers:**

Ta films of a few nm are sufficient.

- **Dielectric constant:**

Air gap technology can reduce *effective* dielectric constant down to  $< 1.7$ .

# Acknowledgements

---



Manfred  
Engelhardt



Zvonimir  
Gabric



Günther  
Schindler



Werner  
Steinhögl



Andreas  
Stich



Martin  
Traving



Gernot  
Steinlesberger