

# Engineering of Interfacial Layer between high- $k$ ( $\text{ZrO}_2$ , $\text{HfO}_2$ ) and Semiconductor (Si, Ge)

Kang-ill Seo and Paul. C. McIntyre

Department of Materials Sci. & Eng., Stanford Univ.

Krishna. C. Saraswat

Department of Electrical Eng., Stanford Univ.

Dong-Ick Lee, Shiyu Sun and Piero Pianetta

SSRL (Stanford Synchrotron Radiation Laboratory), Stanford Univ.




# Outline

---

- ✚ **Motivation**
  - Scaling limit of MOS Gate Dielectric
  - Interface Issues in high- $k$ /semiconductor (Si, Ge)
- ✚ **Interfacial layer Engineering of high- $k$  ( $\text{ZrO}_2$ ) / Si(001) by Solid State Reaction**
  - XPS, TEM, Electrical Results
- ✚ **Chemical structures and Band alignment at  $\text{HfO}_2$  / Ge(001) interface**
  - SR-PES, Electrical Results
- ✚ **Conclusions**



# Scaling of Si-MOSFETs



- Why we scale MOSFET ?

- Increase Packing Density  
→ Cost Down
- Improve Performance  
( Speed  $\sim 1/L, 1/t_{ox}$  )

- Gate Oxide Scaling


Timp, et al, *Tech. Dig. Int. Elec. Dev. Meet.*, 1999

Year	Gate Length (nm)	EOT (nm)
1999	140	1.9-2.5
2000	120	1.2-2.5
2001	100	1.5-1.9
2002	85	1.5-1.9
2003	80	1.5-1.9
2004	70	1.2-1.5
2005	65	1.0-1.5
2008	45	0.8-1.2
2011	32	0.6-0.8
2014	22	0.5-0.6


➔ How far we can push the gate oxide scaling ?



# Problems in Scaling of Gate Oxide



- Below 20 Å problems with SiO<sub>2</sub>
  - Gate leakage => circuit instability, power dissipation
  - Degradation and breakdown
  - Dopant penetration through gate oxide
  - Defects






From S. Y. Lo et al., IEEE EDL, May 1997.

**Below ~20 Å direct tunneling causes excessive gate current**



# Fundamental Limit of Gate Oxide Thickness



- EELS O-k edge spectra recorded point by point across a gate stack containing a thin SiO<sub>2</sub>
- Bulk SiO<sub>2</sub> properties (e.g. large bandgap) lost for film thickness  $\leq 8\text{\AA}$

D.A. Muller et al., Nature, 399, 758-761 (1999)




# Why High- $k$ MOS Gate Dielectrics ?

$$\begin{aligned} I_{channel} &\propto \text{charge} \times \text{source injection velocity} \\ &\propto (\text{gate oxide cap} \times \text{gate overdrive}) v_{inj} \\ &\propto C_{ox} (V_{GS} - V_T) E_{source} \mu_{inj} \end{aligned}$$

Historically  $C_{ox}$  has been increased by decreasing gate oxide thickness. It can also be increased by using a higher  $K$  dielectric

$$I_D \propto C_{ox} \propto \frac{K}{EOT}$$




**Same Electrical Thickness (EOT)  $\rightarrow$  same  $C_{ox}$**   
**Larger physical thickness  $\rightarrow$  Reduce gate leakage**



# Requirements for the high-k dielectrics

- High dielectric constant  $\Rightarrow$  higher charge induced in the channel
- Wide band gap  $\Rightarrow$  higher barriers  $\Rightarrow$  lower leakage
- Thermodynamically stable on Si(001)
- Low bulk and interfacial trap densities.
- Stability at higher processing temperatures and environments




Robertson, J., Appl. Surf. Sci. (2002) 190 (1-4), 2

**$\rightarrow$  ZrO<sub>2</sub>, HfO<sub>2</sub>, amorphous Zr and Hf-silicate (with nitridation) are the promising candidates**




# Problems in High-k Dielectrics - 1

## ● Mobility Degradation



## ● Possible Sources for Reduced Mobility in High- K Gate Stacks



S. Saito, et al., IEEE IEDM, Washington, DC, Dec., 2003.


- Mobility degradation is believed to be associated with the physical and electrical defects at the high- $k$ / Si(001) interface
- Understanding the physical nature of the interfacial layer has been studied extensively






# Problems in High-k Dielectrics - 2

- Unavoidable SiO<sub>2</sub> like interfacial layer (I.L) with low-*k* dielectric constant forms either during high-*k* deposition or post-deposition thermal treatment that determines overall capacitance



XTEM picture of ZrO<sub>2</sub>/I.L./Si(001)



→ Need to minimize the I.L. layer or increase the dielectric constant of I.L.



# Outline

---



## Motivation

- Scaling limit of MOS Gate Dielectric
- Interface Issues in high- $k$ /semiconductor (Si, Ge)



## **Interfacial layer Engineering of high- $k$ ( $\text{ZrO}_2$ ) / Si(001) by Solid State Reaction**

- XPS, TEM, Electrical Results



## Chemical structures and Band alignment at $\text{HfO}_2$ / Ge(001) interface

- SR-PES, Electrical Results




## Conclusions




# Modulation of I.L. by Solid State Reaction

- By controlling solid state reaction kinetics after metal deposition, physical and electrical properties of I.L. can be modulated.



# XPS results after Zr depo. and Vacuum Anneal


Zr 3nm depo. on ~1.5nm Chemical SiO<sub>2</sub>/Si → *in-situ* Vacuum Anneal (<5x10<sup>-7</sup> Torr, 200°C, 30min) → *ex-situ* XPS



- Initial SiO<sub>2</sub> passivation layer dissociate forming Silicate or suboxide even at as-dep. Sample and this reaction is enhanced by *in-situ* anneal
- Vacuum anneal promote Zr-silicide bond formation through partial decomposition of initial SiO<sub>2</sub> layer



# XPS results after UV-oxidation




(1) Si with chemical SiO<sub>2</sub>, (2) Zr 3nm + UVO, (3) Zr 3nm + **Anneal** + UVO

- Zr-silicide formed after vacuum annealing was oxidized to form a Zr-silicate phase in the subsequent UV-ozone oxidation treatment in the interfacial layer between ZrO<sub>2</sub> / Si(001)




# XTEM (with vs. without Vacuum Anneal )

w/o Vacuum Anneal



EOT (from C-V) = 25.4Å  
Assume  $k(\text{ZrO}_2) = 20$   
 $k_{\text{eff}}(\text{I.L.}) = 5.8$

with Vacuum Anneal





EOT (from C-V) = 21.3Å  
Assume  $k(\text{ZrO}_2) = 20$   
 $k_{\text{eff}}(\text{I.L.}) = 7.2$

→ Higher- $k$  Zr-silicate I.L. formed in the vacuum annealed sample



# C-V and J-V (with vs. without Vacuum Anneal)



→ Vacuum annealed samples containing the silicate interface layer exhibited excellent dielectric characteristics, such as negligible capacitance-voltage hysteresis ( $\sim 10\text{mV}$ ), lower fixed charge density as well as reduced EOT ( $\sim 4\text{\AA}$ ) compared to unannealed samples.



# Outline

---



## Motivation

- Scaling limit of MOS Gate Dielectric
- Interface Issues in high- $k$ /semiconductor (Si, Ge)



## Interfacial layer Engineering of high- $k$ ( $\text{ZrO}_2$ ) / Si(001) by Solid State Reaction

- XPS, TEM, Electrical Results



## **Chemical structures and Band alignment at $\text{HfO}_2$ / Ge(001) interface**

- **SR-PES, Electrical Results**




## Conclusions






# Benefit of High- $k$ on Ge channel




- High- $\kappa$  Gate Dielectrics  $\rightarrow$  Avoid poor quality  $\text{GeO}_2$  & Improve  $C_{\text{ox}}$
- Ge channel  $\rightarrow$  Intrinsic Mobility enhancement ; electron (2x) and hole (4x) compared to Si (001)



$I_{\text{channel}} \propto \text{charge} \cdot \text{source injection velocity}$

$$\propto (\epsilon_r \epsilon_0 A / t_{\text{ox}}) \cdot (V_{\text{GS}} - V_{\text{th}}) \cdot (E_{\text{source}} \times \mu_{\text{inj}})$$


**Better performance can be achieved by combining high- $k$  gate dielectric and high mobility Ge channel**




**$\text{GeO}_x\text{N}_y$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{ZrO}_2$ , and  $\text{HfO}_2$  have recently been studied as a high- $k$  gate insulators on Ge,**



# Why does interface matter ?



- Physical and electrical structure at the interface is critical
  - **Chemical bonding nature** → C-V, charge trapping, carrier scattering, etc...
  - **Energy band alignment** → I-V, conduction mechanism through dielectric



$$I_{\text{tunneling}} \propto \exp\left(-\frac{\Phi_B}{t_{ox}}\right)$$

→ **Photoemission study can provide both chemical bonding structure and valence band alignment at the interface**



# Synchrotron Radiation Photoemission Spectroscopy (SR-PES) Features @ SSRL


## 1. Spectroscopy Characteristics ;

- Tunable (20~1500eV) Synchrotron Photon energy
- Analyzer of PHI model 10-360 : Energy resolution of ~0.05 eV
- Analyzer chamber base pressure :  $\sim 5 \times 10^{-11}$  Torr

## 2. $h\nu = 80\text{eV}$ is chosen,


- Core-level Binding Energy  
Ge :  $3d_{3/2}$  (29.8eV),  $3d_{5/2}$  (29.2eV)  
Hf :  $4f_{5/2}$  (15.9eV),  $4f_{7/2}$  (14.2eV)  
 $\rightarrow \text{K.E.} = h\nu - \text{B.E.} - \Phi$   
 $= 40 \sim 60\text{eV}$

 Mean escape depth =  $\sim 5\text{\AA}$   
(Very surface sensitive)




# Sample Structure & Depth Profiling by HF-etching

## 1. Sample Fabrication




## 2. Depth Profiling Procedures




**Inelastic Mean Free Path:  $\lambda \sim 5\text{\AA}$**   
**→ 63% photoelectron from  $5\text{\AA}$**



# SR-PES with HF-etching times




# Chemical Bonding of I.L. (Ge 3d core level)




➡ No Ge<sup>4+</sup> feature associated with stoichiometric GeO<sub>2</sub>.  
→ Re-oxidation of Ge substrate following upper Hf metal oxidation leads to a very non-stoichiometric GeO<sub>x</sub> layer at HfO<sub>2</sub>/Ge interface



# VB Offset Determination from VB spectrum



# VB from Ge (100) (17sec HF-etching)



Valence Band Maxima (VBM) of Ge(001) is determined by “Best straight line fitting method”



→ **VBM (Ge(001)) = 74.8eV**





# VB from $\text{GeO}_x / \text{n-Ge (100)}$ (15sec HF-etching)

$$\text{VB}(\text{GeO}_x) = \text{VB}(\text{GeO}_x/\text{Ge}) - (\text{attenuation factor}) \cdot \text{VB}(\text{Ge})$$




➡  $\text{VBM}(\text{GeO}_x) = 72.6\text{eV} \rightarrow \Delta E_v(\text{Ge-GeO}_x) = 2.2\text{eV}$



# VB from $\text{HfO}_2 / \text{GeO}_x / \text{Ge}$ (8sec HF-etching)


$$\text{VB}(\text{HfO}_2) = \text{VB}(\text{HfO}_2/\text{GeO}_x/\text{Ge}) - (\text{attenuation}) \cdot \text{VB}(\text{GeO}_x/\text{Ge})$$



$$\text{VBM}(\text{HfO}_2) = 72.6\text{eV} \rightarrow \Delta E_v (\text{Ge-HfO}_2) = 2.7\text{eV}$$



# Band Alignment of $\text{HfO}_2/\text{I.L.}(\text{GeO}_x)/\text{Ge}(100)$ System





- 1 M. Oshima, et. al., Appl. Phys. Lett. **83**, 2172 (2003)
- 2 J. Robertson, J. Vac. Sci. Tech. B, **18**, 1785, (2000)
- 3 V. V. Afannas'ev, et. al., Appl. Phys. Lett. **81**, 1053 (2002)

$\rightarrow \Delta E_v$  and  $\Delta E_c$  at  $\text{HfO}_2/\text{Ge}(001)$  is comparable to those of  $\text{HfO}_2/\text{Si}(001) \rightarrow$  Promising in terms of leakage current



# C-V & J-V of Pt/HfO<sub>2</sub>/GeO<sub>x</sub>/p-Ge(100) MOSCAP



➡ Huge charge trapping (hysteresis) and interface states (curve stretched out) due to poor GeO<sub>x</sub> → Need Ge passivation layer (GeON?)

➡ Gate leakage current is comparable to HfO<sub>2</sub> on Si as expected in band alignment results



# Conclusions

---

- ✓ **High-k( $\text{ZrO}_2$ ) /I.L / Si(001)** : Demonstrate formation of a Zr-silicate interfacial layer between  $\text{ZrO}_2$  and Si substrate can be controlled by the solid state reaction between Zr and an underlying  $\text{SiO}_2/\text{Si}$  substrate through *in-situ* vacuum anneals  
→ excellent dielectric characteristics, such as negligible capacitance-voltage hysteresis ( $\sim 10\text{mV}$ ), lower fixed charge density, and reduced equivalent oxide thickness ( $\sim 4\text{\AA}$ ) compared to un-annealed samples.
- ✓ **High-k ( $\text{HfO}_2$ ) /I.L / Ge(001)** : By analyzing Ge 3d core levels systematically, we found that a very thin non-stoichiometric chemical nature exists at the  $\text{HfO}_2/\text{Ge}$  interface. From the VB spectra, the VB offset between Ge(001) and  $\text{HfO}_2$ ,  $\Delta E_v (\text{Ge-HfO}_2) = \sim 2.7 \text{ eV}$  and resulting CB offset,  $\Delta E_c (\text{Ge-HfO}_2) = 1.8\sim 2.6 \text{ eV}$ .  
→ Need better surface passivation layer, but promising in terms of gate leakage current



# Acknowledgement

---

- **Special thanks to Prof. Yoshio Nishi and Prof. Baylor B. Triplett for helpful discussions, Kyunghoon Min and Uhno Kwon for assistance with TEM and Prof. Mike Kelly for analyzing XPS data.**
- **This work was supported in part by the NSF/SRC Center for Environmentally Benign Semiconductor Manufacturing and Initiative for Nanoscale Materials and Processes (INMP).**

