SRC-ERC, Aug. 2007

#### Challenges in the Gate Stack Technology for Future Semiconductor Devices

#### **Byoung Hun Lee**

Program Manager Advanced Gate Stack Program METS-ECR Program



#### Accelerating the next technology revolution.

Advanced Materials Research Center, AMRC, International SEMATECH Manufacturing Initiative, and ISMI are servicemarks of SEMATECH, Inc. SEMATECH, the SEMATECH logo, Advanced Technology Development Facility, ATDF, and the ATDF logo are registered servicemarks of SEMATECH, Inc. all other servicemarks and trademarks are the property of their respective owners.

# Outline

- Intro. to SEMATECH, FEP division
- Future CMOS technology
- Review of Alt. Gate Stack Research
  - Case 1: Intrinsic problem of high-k dielectric
  - Case 2: Poly silicon gate vs metal gate
  - Case 3: EWF measurement
  - Case 4: Fermi level pinning a misnomer?
- Summary



### **The SEMATECH Family**





#### **SEMATECH FEP program**

#### Advanced Gate Stack

- Metal/high-k gate stack for Si and high transport substrate (HTS)
- Dual workfunction metal gate CMOS baseline

#### Memory program

- DRAM memory dielectric, Flash (CTF, QD)
- Novel memory devices and materials (ReRAM, CBRAM, molecular)
- Future SRAM technologies

#### CMOS Scaling Technology

- High transport substrate (HTS) process: Ge, III-V MOSFET
- Low resistance extension/contact technology
- Non-planar device technology (FinFET, Silicon nanowire ...)

#### Electrical characterization

- Reliability WG for advanced gate stack devices
- Advanced Test Technology center: Test methodology for future devices

#### Future areas of interest in planning stage

- CMOS compatible MEMS sensors
- Solar cell technology
- Design for manufacturing (DFM)



#### **Core Tools and Process Capability**

ECR WLR auto probe station w. 30MHz pulse capability (B) Semi-auto dev. probe Station w hot chuck Manual station w ultra short pulsed I-V measurement UHF CV, DCIV, Charge pumping Cryogenic probe station with RF capability (2") (4K-425K)	Advanced Dielectrics ALD HfO2, HfSiO (B) ANELVA DC/RF PVD high-k (B) TEL SPA PNO(8") VESTA plasma anneal (B, 07/05) AMAT RTA, VESTA RTO/RTA, Excelis spike anneal	Advanced Electrode ANELVA low damage metal PVD (B) AVIZA ALD Metal (B) VESTA PEALD metal (B, 04/05) PSMC High pressure H2/D2/O2 anneal	Basic Process/CMOS ScalingCMOS baseline (Lgate=30nm, 85nm)Metal Wet EtchMetal etcher (RT/ HT chamber)Selective hi-k etchFlash annealBackside etchEpi-Si, SiGe. Ge Silicides/GermanidesBackside etchRingFET flow Capacitor flow MIM capacitor flow Rep. gate flow Dual metal/dual high-k flow FinFET device flowHetal Wet Etch

• Metrology group (XRR, GA XRD, Quantox, SE, TXRF, AR XPS); Micro-Raman, QMSA, CBED, IPE

- Test lab (4 semiauto prober), PCL Lab (2 TEMs+EELS, SIMS),
- 200mm poly/ox baseline(STI, ISSG oxide, 85nm Lpoly, NiSi, CoSi<sub>2</sub>, W plug, Al metal)
- + 80% of toolset is 300 mm or bridge



#### Strong collaborations with university



- Visiting students/Interns from 10 universities are currently working with FEP team (CNNU, POSTECH, Texas Tech., SKKU, Stanford, UCB, UFL, UT Austin, UT Dallas, Yale).
- FEP works with more than 50 universities on sponsored research projects, jointly funded projects and third party funded projects.
- 30% of FEP publication is joint publications with the collaboration partners



# Outline

- Intro. to SEMATECH, FEP division
- Future CMOS technology
- Review of Alt. Gate Stack Research
  - Case 1: Intrinsic problem of high-k dielectric
  - Case 2: Poly silicon gate vs metal gate
  - Case 3: EWF measurement
  - Case 4: Fermi level pinning a misnomer?
- Summary



# **Evolution of CMOS technology**

Tech. Node	Litho	~L <sub>Poly</sub>	Key FEOL technology innovations
.5um	i-line	250nm	LOCOS, Salicide
.35um	i-line	180nm	Low Doped Drain (LDD):
.25um	i-line	135nm	LOCOS/ STI, Silicon on Insulator (SOI):
.18um	248nm	90nm	RTNO
.13um	248nm	~ 65nm	Offset Spacers, Cu BEOL
90nm	193nm	~ 45nm	Strain Engineering, Heavily nitrided oxide
65nm	193nm	~ 35nm	More aggressive stress Engineering, End of oxide scaling
45nm	102nm i	2000	Dovice customization Motal/high k
431111	19311111	~ 201111	Device customization, wetai/mgn-k
32nm	193nm i	TBD	Physical scaling
22nm	EUV	TBD	Alternative channel or Novel devices (planar or non-planar)



### Scaling of SiO<sub>2</sub> based gate oxide is OVER in 2002 Yet, it took 3-4 more years to recognize it.



Can Metal/high-k gate stack save the scaling problem? Do we still need the physical scaling ?

# **Future CMOS technologies**



- 32nm node technology can be a scaled version of 45nm node
- No clear direction towards 22nm node technology yet.
- In any case, the challenge beyond 32nm is paramount.



# Outline

- Intro. to SEMATECH, FEP division
- Future CMOS technology
- Review of Alt. Gate Stack Research
  - Case 1: Intrinsic problem of high-k dielectric
  - Case 2: Poly silicon gate vs metal gate
  - Case 3: EWF measurement
  - Case 4: Fermi level pinning a misnomer?
- Summary



## History of high-k dielectric research



- Gate stack research is an example of well organized R&D activity
- Major decisions were made through the group activities
- Yet, there are many aspects that could have been handled better



#### Case 1: high-k dielectric – intrinsically worse than SiO<sub>2</sub>

- High-k dielectrics (HfO<sub>2</sub>, Y<sub>2</sub>O<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub>) / M.Balog, TSF, 1977, L.Machanta, EDL, 1988,
- First order material screening through thermal stability / T.J.Hubbard and D.G.Schlom, JMS, 1996
- Selection of HfO<sub>2</sub> / Y.Jeon et al., IEDM, 1999, G.D.Wilk et al., APL 1999
- Proof of scalability using nitrided interface / R.Choi et al., VLSI 2001
- Remote phonon scattering /M.Fischetti et al., JAP, 2001
- HfO<sub>2</sub> on Ge MOSFET / C.Chui et al., IEDM2002
- Single pulse characterization /A.Kerber et al., EDL 2003
- Correction of mobility calculation / W,Chu et al., TED 2004
- FTCE using ultrashort pulse characterization / B.H.Lee et al., SSDM 2004
- Mobility matched with SiON at EOT=1nm / M. Quevedo et al, IEDM 2005

Above papers are listed as an example only



#### What is Fast Transient Charging Effects (FTCE)?



- TCE is a working model referring overall effects of the charge exchange between channel and high-k layer.
- Small bandgap and thin interfacial layer enhance TCE.



B.H.Lee et al.IRPS, 2004

#### **Performance enhancement with pulsed I-V**



#### FET W=10µm L=1µm 200 O, clean, 4 nm HfO, PDA: O, at 500 °C Drain Current (µA) 75 $V_{0} = 2.0 V_{0}$ $V_c = 1.5V$ 150 125 $V_{e}=1.2V$ 100 V\_=1.0V 75 150 250 200 300 Time (µs)

- Conventional DC measurement underestimates the intrinsic current drivability of high-k device due to concurrent electron charging.
- Direction of process development should be changed to reduce the bulk trapping



Accelerating the next technology revolution.

A.Kerber et al., IRPS, 2003

#### **Transient charging slews CV and I<sub>d</sub>-V<sub>q</sub> curves**



• Charge trapping induced CV and  $I_d$ - $V_a$  curve slews are not always matching.



B.H.Lee et al., ISTC, 2005

### **Transient charging induced mobility skew**



- Transient changing is abruptly reduced between process A,B,C.
- Once transient charging is eliminated, remaining mobility degradation is not as significant as many of us thought before.



Accelerating the next technology revolution.

J.Sim et al., INFOS, 2005

#### Mobility values demonstrated at sub. 1nm EOT



- Mobility of high-k dielectric can be matched with SiON at ~1nm EOT.
- ~0.8nm EOT, the mobility of high-k device is still in competitive range.
- More innovative solution is needed for the EOT regime below 0.7nm.
- New channel materials might be used to explore no interface option

SEMATECH confidential

S.Krishinan et al., Performance Enhancement of pMOSFETs with Optimized HfO<sub>2</sub>/TiN Gate Stack on Si(110) Substrates, IEDM 2006. Accelerating the next technology revolution.

# Scaling of interfacial oxide is limited by various scattering mechanisms



M.Fischetti et al., JAP, 2001.

 Scaling of interfacial oxide or elimination is not a good option of Sichannel devices.



#### **Case 1:** high-k dielectric – intrinsically worse than SiO<sub>2</sub>

- Excellent starting point to sort out high-k dielectric candidates: Study on thermal stability
- Why it took 6 years to find thinning of HfO<sub>2</sub> is enough to recover the mobility?
  - Fear to challenge the physics of phonon scattering
  - Try to achieve unnecessarily low leakage current, unclear target
  - Didn't question the validity of test methods and tools we've been using for SiO<sub>2</sub>.
- Take home lesson
  - Need to define the goal clearly (Why and When the results will be needed) and study the physical mechanisms at target range.
  - Find a way to isolate the intrinsic problems from extrinsic problems.
  - New materials require new tools...



# Case 2: Polysilicon gate vs Metal gate

- First replacement gate MOSFET / A. Chatterjee et al., IEDM, 1997
- TaN gate MOSFET with EOT<1nm /B.H.Lee et al., IEDM 2000.
- EWF shift due to Al dipole at poly/HfO<sub>2</sub> interface/ J.H.Lee et al., IEDM 2000
- Fully silicide gate / B.Tavel et al., IEDM 2001
- Fermi level pinning at metal/high-k interface / Y. Yeo et al, VLSI 2001
- EWF control of NiSi FUSI gate / J.Kedzierski et al. IEDM 2002
- Fermi level pinning at polysilicon/HfO<sub>2</sub> interface / C.C. Hobbs et al., IEDM 2003, TED 2004
- Working nMOS/pMOS metal/high-k device / R.Chau et al, EDL 2004
- Influence of oxygen vacancy on EWF of Pt / E.Carier et al., VLSI 2005
- Dual Metal/ Dual High-k CMOS / Z.Zhang et al., VLSI, 2005
- La induced interface-dipole model /A. Toriumi's group, SSDM 2006
- Metal gate induced strain effect / C.Y.Kang et al., SOI conference, 2006

Above papers are listed as an example only



Accelerating the next technology revolution.

## Is there a pinning at poly/HfO<sub>2</sub> interface?





- Accuracy of EWF extraction is limited, but EWF of polysilicon is no longer controlled by E<sub>F</sub> of Si.
- Once polysilicon is fully silicided, the discrepancy between n,p poly is minimized.
- Interface configuration determines the EWF of gate stack system.

#### Case 2: Polysilicon gate vs Metal gate

- Polysilicon gate and fully silicided gate works drained a majority of R&D resources and industry is moving towards dual workfunction metal gate.
  - Open communication for the cons and pros of various approaches could have saved hundreds million dollars
    - Need to encourage people to publish more about the problems as well as achievements
  - Need to focus on fundamental problems from the beginning
    - Polygate: EOT control, Vth control, reliability
    - FUSI: pattern dependence, yield challenge
    - Metal gate: problems at short channel device processing
  - Should be open minded for the possible change that cannot be avoided.



#### **Case 3: EWF measurement and its control**

# Large Discrepancy in Reported Values for Work Function of Similar Metals by Different groups



24

Accelerating the next technology revolution.

# Scattered EWF results in the literature is partly due to the inaccurate EWF extraction method



- Workfunction is a term that has a traditional physical meaning.
- Effective workfunction is defined as a loose terminology for the characteristics of electrode related to device threshold voltage.



#### **Terraced oxide for accurate EWF extraction**

C-V method: (terraced oxide structures)



- Effective work function extraction on:
  - SiO<sub>2</sub>: varied oxide thickness from wet etch of 10nm SiO<sub>2</sub>.
    - Minimize variation in Qf wafer to wafer with single SiO<sub>2</sub>/Si interface.
  - High-K: Deposit thin fixed high-K thickness (3nm) on terraced oxide
    - Minimize bulk charge influence in high-K, controlled SiO<sub>2</sub> BI quality



Accelerating the next technology revolution.

## **EWF Summary: Metal Gate Material Types**



 EWF of metal electrode is affected by many other factors such as deposition process, composition of alloy, crystalline structure, impurity concentration, interaction with underlying dielectric and capping electrode, heat cycle and etc.

## **Factors affecting the EWF of electrode**

Poly gate or other bulk metal





Middle Interface Layer (MIL) Bottom Interface Layer (BIL)

**High-k Dielectric** 

Substrate

Dopant, heat cycle for activation



- Diffusion barrier for both poly gate and metal layer, intermixing
- Composition, Crystallinity, Grain orientation, Thickness, Impurities and Oxygen concentration
- Dipole formation, Diffusion barrier, Intermixing
- Composition, Impurities, Bulk charges, T<sub>phys</sub>
- Crystalline orientation, Oxygen concentration
  - Interface coordination, dipole formation Interface states, Oxygen concentration, T<sub>phys</sub>
  - Bandgap change, Strain effect



#### **Extrinsic limitation on EWF control**



- After high temperature processing,  $V_{\rm fb}$  rolls off at thin EOT region for for high EWF metals.
- EWF extraction at low EOT region may look like Fermi-level pinning.
- However, with a novel passivation process, this problem can be minimized.

SEMATECH confidential

Accelerating the next technology revolution.

#### **Target for metal electrode development**



Channel doping and EOT are adjusted. HP target is <0.1eV off from Bandedge LP target is ~0.2eV off from Bandedge

EOT is not adjusted/ QM effect included. EWF <0.1eV off from Bandedge is preferred

• To control the short channel effect, bandedge EWF is still preferred.



Accelerating the next technology revolution.

# **Case 3: EWF measurement and its control**

- This case also emphasize the importance of characterization methods and the study at the target range
  - The importance of having a right tool cannot be emphasized more
    - Are we using right methods for Ge or III-V devices?
      - How we are handling thermal generation component in Ge or pinning vs trapping factors in III-V devices?
  - Basic aspects of metal electrode have not be studied much yet
    - Electrode grain, stress, and EWF correlation
    - Impurity effect on EWF (oxygen, carbon etc)



# Case 4: Fermi level pinning – a misnomer? Metal induced gap states (MIGS) model:



Yeo et al., *Journal of Applied Physics*, vol. 92, pp. 7266-7271, 2002

• Fermi-level pinning at metal/high-k interface limit the span of metal EWF on high-k dielectric

$$\Phi_{m,\text{eff}} = \Phi_{\text{CNL},d} + S(\Phi_{m,\text{vac}} - \Phi_{\text{CNL},d}),$$

- Metal induce virtual states in the dielectric; interfacial charge transfer will shift the metal Ef towards the charge neutrality level (CNL)
- Metals with EWF higher/lower than Si Ec, Ev are needed to achieve band edge EWF

EWF measurement in this work is dependent on the dielectric system

#### Addressing "Fermi-level pinning" in metal gates



- In many case, EWF change is due to extrinsic factors such as;
  - Compositional changes from interdiffusion
  - Interfacial reaction forming oxide



#### **EWF trend line for terraced oxide**



Thermally stable electrodes exhibit parallel trend line to ideal 1:1
EWF is not limited by MIGS trend line

#### **EWF of Electrode materials studied at SEMATECH**



- All the data are collected after heat cycle ≥1000°C, 5sec anneal.
- For accurate EWF assessment, terraced oxide structure is used.
- For more details, please refer P.Majhi et al, ICICDT, 2005.

#### Internal dipole determines the Vfb shift



- Final Vfb is determined by the composition at bottom of the high-k layer.
- Final Vfb is not related to the interface to Si (neither Dit, nor charges at in interface)
- Internal dipole is responsible for this phenomenon

Y.Yamamoto et al., SSDM, 2006

Vg

20%

40%

66%



### **Unified dipole model: Internal dipoles control** the EWF of metal/high-k system



#### Case 4: Fermi level pinning – a misnomer?

- There were enough evidences that Fermi level pinning is not the right concept because EWF of metal electrode is influenced by many unknown factors, but not bound to specific defect level.
  - What about the Fermi level pinning at GaAs?
  - Need to find a way to cross check the major concepts even when it is so obvious.



# Outline

- Intro. to SEMATECH, FEP division
- Future CMOS technology
- Review of Alt. Gate Stack Research
  - Case 1: Intrinsic problem of high-k dielectric
  - Case 2: Poly silicon gate vs metal gate
  - Case 3: EWF measurement
  - Case 4: Fermi level pinning a misnomer?
- Summary



## Challenges in the Gate Stack Technology for Future Semiconductor Devices

- Targets for gate stack technology
  - Need 5-7Å EOT with low Dit
  - Medium-k material ( $\epsilon$ <70, E<sub>g</sub>>5eV) to avoid fringing field effect and high leakage current
  - 22nm node may require a low temperature processing < 750°C combining laser anneal, metal S/D</li>
  - Selective epi process for dual channel application
- Application for novel devices
  - Non-planar device
    - Relaxed target, 32nm node technology can be implemented
  - Novel devices with super steep swing



#### High-k dielectric materials and its bandgap



- SEMATECH data is obtained from alloyed high-k dielectrics.
- Only a few materials meet the requirement of ε>25 (and Eg>5.5eV).
- Can we obtain same ε at amorphous state?

SEMATECH confidential

Accelerating the next technology revolution.

# **Current focus of SEMATECH AGS program**

- Dual metal/dual high-k CMOS baseline
  - Device performance and reliability modeling
  - Compatibility with novel activation processes
  - Strain engineering of metal/high-k devices
- Higher-k material screening for 5Å EOT
- Interface study for MOSFETs with alternative channel
- Selective Epi process for MOSFETs with alternative channel
- Applications of metal/high-k stack
  - Charge trapping memory devices
  - MIM capacitor
  - Novel devices



### Thanks!

