

# **Surface Passivation and Characterization of Germanium Channel Field Effect Transistor Together with Source/Drain Engineering**

A wide-angle photograph of the Stanford University campus. The central focus is the redwood quad, a large green lawn with a central flower bed and two paths leading to the main building. The building is a large, multi-story structure with a red-tiled roof and stone walls. In the background, there are palm trees and mountains under a clear blue sky.

**Gaurav Thareja**  
**Nishi Group, Electrical Engineering**  
**Stanford University**


**ERC Tele-seminar October 21, 2010**



# Outline

1. Introduction
2. Surface passivation for Ge
3. Source / Drain junctions for Ge
4. Contributions and future work




# Transistor Scaling



More non-silicon elements added to MOSFET

# SPA Radical Oxidation

- Radical oxidation<sup>[1]</sup>
  - Physically breaking bonds and amorphization by atomic O\*
  - Enables very low temperature oxidation
- Slot Plane Antenna (SPA)<sup>[2]</sup>
  - Uniform supply of high density radicals






[1] M.Nagamine et al, IEDM 1998, [2] T. Ohmi et al., Proc of IEEE 2001



# Unique Features of SPA

- Substrate orientation independent growth <sup>[1]</sup>
  - **Conformal oxidation enabling 3D devices** <sup>[2]</sup>
- Low temperature processing <sup>[1]</sup>
  - **Low  $D_{it}$   $GeO_2$**  <sup>[3]</sup>
- Nitridation <sup>[1]</sup>
  - **$GeO_xN_y$  Interfacial Layers (IL)** <sup>[3]</sup>

SNF SPA Silicon calibration data



<sup>[1]</sup> T. Ohmi et al., Proc of IEEE 2001 <sup>[2]</sup> G.Thareja et al, Trans. Elec Dev (in prep.),  
<sup>[3]</sup> G.Thareja et al., Dev. Res. Conf., 2008

# High Mobility Channel Ge


	Si	Ge
Bulk $\mu_e$ (cm <sup>2</sup> /Vs)	1600	<b>3900</b>
Bulk $\mu_H$ (cm <sup>2</sup> /Vs)	430	<b>1900</b>
Band gap (eV, 300K)	1.12	<b>0.66</b>
Dielectric constant	11.9	<b>16</b>

- Advantages

- High electron/hole mobility
- Compatibility to Si LSI
- Lower temperature process
- Possible  $V_{dd}$  scaling

- Process and device Issues

1. Surface Passivation issues
  - Loss of  $Q_{ch}$  and  $\mu$  degradation
2. Deep S/D junctions
  - Drain induced barrier lowering (DIBL)
3. Poor N-type dopant activation
  - High parasitic resistance
4. Small electron mobility gain
5. Band-to-band tunneling (BTBT) leakage
  - High  $I_{off}$  for scaled devices



# Ge MOS and Solutions



- Surface Passivation Issues
  - Thermal<sup>[1]</sup> GeO<sub>2</sub>, Ge<sub>3</sub>N<sub>4</sub> Interfacial Layers (IL) with High-k
  - Ultra-thin<sup>[2]</sup> GeO<sub>2</sub> IL using SPA radical oxidation
- Ultra Shallow Junctions<sup>[2]</sup>
  - Plasma Immersion Ion Implantation (P-III)
- High Dopant Activation
  - Laser Thermal Processing (LTP)<sup>[3]</sup>
  - Rapid Thermal Annealing (RTA) <sup>[4]</sup>
- Mobility Booster- Uniaxial Stress Engineering<sup>[5]</sup>
- BTBT Reduction - Si-Ge-Si Hetero-structure design<sup>[6]</sup>

[1] T. Nishimura et al. , VLSI Symp. 2010 [2] **G.Thareja** et al, Dev. Res. Conf., 2010



[3] **G.Thareja** et al., IEDM 2010 [4] **G. Thareja** et al., Elec. Dev. Lett. (under prep), 2010.

[5] M. Kobayashi et al, VLSI Symp. 2009, [6] T. Krishnamohan et al, VLSI Symp. 2006

# GeO<sub>2</sub> Growth Rate



- Radical vs thermal oxidation
  - No orientation dependence was observed in radical oxidation between (100) and (111) Ge<sup>[1]</sup>
  - This was confirmed on silicon previously





[1] M.Kobayashi, G.Thareja et al, J. Appl. Phys., 2009





# $D_{it}$ of $\text{GeO}_2/\text{Ge}$

- Comparison between  $\text{GeO}_x\text{N}_y$  and  $\text{GeO}_2$ 
  - $D_{it}$  was measured by conductance method
  - Significant improvement from GeON
  - Achieved  $D_{it} \sim 2 \times 10^{11} \text{cm}^{-2} \text{eV}^{-1}$  at midgap




[1] G.Thareja et al., Dev. Res. Conf., 2008

# Thermal Stability of Gate Stack




- $\text{GeO}_2/\text{Ge}$

- Significant  $\text{GeO}_2$  decomposition and  $\text{GeO}$  out-diffusion







- $\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$

- $\text{Al}_2\text{O}_3$  works as an out-diffusion barrier and maintains  $\text{GeO}_2$
- Suboxide formation



[1] M.Kobayashi, G.Thareja et al, J. Appl. Phys., 2009




# GeO<sub>2</sub> : Growth Rate, D<sub>it</sub>, Scalability



Substrate orientation independent growth rate and D<sub>it</sub>, 10  
Ultra thin IL have be realized




# Drive Current, Mobility Enhancement



**Ge(111) has higher mobility – lower  $m^*$**   
**Samples without GeO<sub>2</sub> – poor mobility - interface/coulomb scattering**



<sup>1</sup> [1] G.Thareja et al., Elec. Dev. Let. (submitted), 2010

# S/D Junction Depth ( $X_j$ ) Scaling




**Short Channel Effect (SCE)**

$L_g \downarrow$ , Source & Drain interact –  $V_{TH} \downarrow$ ,  $I_{off} \uparrow$   
**Drain Induced Barrier Lowering (DIBL)**  
 exacerbates SCE



$T_{ox} \downarrow$ ,  $W_{dep} \downarrow$ ,  $X_j \downarrow \rightarrow \text{SCE} \downarrow$





# USJ Route




- **Ion Implantation (I/I) – Ultra Low Energy - Deceleration mode**

- **Issues**

- Low beam current – longer implant time – low throughput
- Energy contamination due to neutrals
- Beam Spreading
- Wafer non-uniformity issues

- **Some respite by molecular implants**

- **Gas Cluster Ion Beam (GCIB)**




- **Plasma Immersion Ion Implantation (P-III)**



# Plasma Immersion Ion Implantation (P-III)



- Doping capability: BF<sub>3</sub>, B<sub>2</sub>H<sub>6</sub>, AsH<sub>3</sub> and PH<sub>3</sub>
- In-situ chamber clean & season capability
- High throughput and high process repeatability



- Plasma sustained by induced RF
- RF wafer bias match controls implant ion energy
- Temperature of the chamber and cathode independently controlled


- Plasma created above the wafer
- Pulsed voltage applied on the wafer
- Ion acceleration and implantation

# P-III in Ge




- $X_j < 10 \text{ nm} @ 5 \times 10^{18} \text{ cm}^{-3}$
- Shallower junctions possible
  - Scaling the voltage
  - Using arsenic species

# Poor Dopant Activation: Parasitic Resistance



- Impact of series resistance
  - Decrease gate overdrive
  - $g_m$  reduction
- Resistance scaling
  - Channel resistance scalable
  - Contact resistance not scalable



$$R_{sh} \propto \frac{1}{N_{sd} x_j}$$


$$R_c \propto \exp\left(\frac{\Phi_B^{eff}}{N_{sd}^{1/2}}\right), area^{-1}$$



# Contact Resistance


→ Thermionic emission (TE)

→ Field emission (FE)



$$R_c \propto \exp\left(\frac{\Phi_B^{eff}}{N_{sd}^{1/2}}\right), area^{-1}$$



**Doping ↑, R<sub>c</sub> ↓**







# Doping in Ge




- P-type dopant (B) has high solid solubility and low diffusivity
- Problems with N-type dopants:
  - Lower solid solubility - High S/D resistance
  - High diffusivity - Shallow junctions??
  - Problems for NMOS

# N-type Dopant Activation in Ge




- Ion implantation generates damage in Ge.
- Damage centers form acceptor level defects<sup>[1,2]</sup>
  - Compensates the donor electrical activation



[1] A. Chroneos et al., J. Appl. Phys., 113724, 2008

[2] V.P. Markevich et al., Phys. Rev. B, 235213, 2004


# Dopant Activation for USJ in Ge



- Laser Thermal Processing (LTP)
  - High dopant activation
  - Reduced diffusion
  - Implantation damage annihilation (Melt – Regrowth) **20**


# LTP Setup - I

## Main hardware components



# LTP Setup - II

## Homogenous Laser Beam



## Die by Die Laser Annealing





# LTP Parameters





<b><u>Parameter</u></b>	<b><u>Effect</u></b>
Wavelength ( $\lambda$ ) [532 nm]	Absorbance and Reflectivity
Pulse Width (t) [10s of nsec]	Annealing fluence threshold
Laser Fluence ( $\text{J}/\text{cm}^2$ ) [variable]	Melt Depth

# Sheet Resistance & SIMS




24


Laser Fluence  $\uparrow$   
 Dopant diffusion  $\uparrow$   
 Sheet Resistance  $\downarrow$



# Sheet Resistance and TEM




# Crystallinity of LTP Junctions



Crystallinity restoration confirmed using Raman

# Dopant Activation using LTP




Annealing Technique	Dopant	Electrical Activation (cm <sup>-3</sup> )
Furnace Anneal <sup>[1]</sup>	P	8 x 10 <sup>18</sup>
Rapid Thermal Anneal (RTA) <sup>[2]</sup>	P / As / Sb / B	2 x 10 <sup>19</sup> / 8x10 <sup>18</sup> 8x 10 <sup>18</sup> / 1x10 <sup>20</sup>
Flash Anneal <sup>[3]</sup>	P	6x10 <sup>19</sup>
In-situ doping <sup>[4]</sup>	P	1x10 <sup>19</sup>
<b>This Work (LTP)</b>	<b>P / As / Sb / B</b>	<b>&gt; 1 x 10<sup>20</sup></b>

**Dopant Activation > 1 x 10<sup>20</sup> cm<sup>-3</sup>**


[1] D.Kuzum, et al., IEDM, 2009, 453, [2] C.O.Chui, et al. APL, 83, 3275, 2003, [3] C. Wundisch, et al. 95, 252107, 2009, [4]H.-Y. Yu, et al. 685, IEDM 2009

# High Performance N<sup>+</sup>/P Ge Diodes



$$I_{\text{on}} / I_{\text{off}} > 1 \times 10^5, \eta < 1.2$$

# Sheet Resistance, SRP





Sb provides the lowest  $R_s$







# High Performance N<sup>+</sup>/P Diode



High  $I_{on}/I_{off}$ ,  $\eta < 1.2$





$E_a \sim E_g / 2$ , No defect assisted current

Junction formed at 0.5 J/cm<sup>2</sup>



# Contact Resistivity ( $\rho_c$ ) & Benchmark





**Significant reduction in Metal /  $\text{N}^+$  Ge  $\rho_c$  of  $7 \times 10^{-7} \Omega\text{-cm}^2$**

[4] J. Oh et al., VLSI 2009, p. 238


[1] G.Thareja et al, IEDM, 2010

# Gate First MOSFET Process



Aluminum (low  $\psi_m$ ) reflective across a wide wavelength range



Bright Field Image: Single pulse laser shot  
No visible damage effect on transistor structure



[1] G.Thareja et al, IEDM, 2010



# MOSFET results



Unoptimized laser fluence causes discrepancy between  $I_{drain}$  and  $I_{source}$  due to high diode leakage



# Contributions

- First demonstration of
  - High dopant activation ( $> 1 \times 10^{20} \text{ cm}^{-3}$ ) using Sb dopants (n-type) in Ge
    - Well behaved n<sup>+</sup>/p diodes ( $I_{\text{on}}/I_{\text{off}} > 1 \times 10^5$ ,  $\eta < 1.2$ ) and MOSFETs.
    - Lowest contact resistivity for metal(Ti/Al)-n<sup>+</sup> Ge contacts ( $7 \times 10^{-7} \Omega\text{-cm}^2$ )
  - Ultra Shallow Junctions ( $X_j < 10\text{nm}$ ) for Ge
  - Scalable GeO<sub>2</sub> Interfacial Layers (IL) (sub -1nm) for Ge MOS with performance enhancement for Ge NMOSFET
  - Substrate orientation independent growth rate and  $D_{\text{it}}$  for GeO<sub>2</sub> engineered using SPA oxide



# Future Work

- Short channel MOSFETs combining P-III and laser annealing.
- Thermal stability of high dopant activation in Ge
- Alternate methods to obtain high dopant activation
- Reliability analysis of dielectrics for Ge with reduced EOT



Thank you for your time &  
patience !