




Accelerating the next technology revolution

# Wet Processing Techniques for Achieving Ultra-shallow Junctions in Future CMOS Devices

Joel Barnett, Richard Hill,  
Chris Hobbs and  
Prashant Majhi

07-October-2010




# Outline



- CMOS Scaling Trends and Associated Junctions Challenges
- Challenges, Opportunities and Results for Ultra Shallow Junctions using Monolayer Doping (MLD)
  - Si
  - III-V
- Summary

# How Is the Industry Changing?

*Consumers Demand Low Power with High Performance , Mobile Devices*




Source: 1995 Gartner Dataquest; 2009 Semico Research

# SEMATECH Front-End Research:

Enabling Products: Performance-Power; Digital-Mixed Signal; Logic-Memory



All Face Transistor Scaling Issues (need new materials/architectures/novel processes)



# MOSFET Scaling Trends & Junctions Challenges

Novel Materials and Architectures



New Mat'l/Structure

**planar**

High-K MG 45nm 2007	32nm 2009	22nm 2011	16nm (?) 2013
(Production) Intel IEDM 2007	(Production) Intel IEDM 2009	(Development) IBM, IEDM 2009	6nm Length (Research) B. Doris IEDM 2002

2015-2019

Si-Ge Device

III-V Device

SEMATECH

T-FET

**Non-planar**  
FinFET/trigate/Nanowire


SEMATECH

Need Ultra Shallow and Low Rs Junctions, Control of Short Channel effects

Need Conformal Doping and Low  $R_{sh}$


Need Defect-Free Ultra Shallow and Low Rs Junctions

# III-V: Enabling High Performance AND Low Power





# Rs-Xj Benchmark



- MPU/ASIC target is 10 nm (2010) and 9 nm (2012).
  - Extension junction depth target is challenging with implant/anneal techniques.
  - **Must minimize damage to extension**
    - Impact to junction leakage and junction depth


# MLD and Silicon




# FinFET S/D Junction Formation Needs



## Conventional Planar Device





## FinFET Device



- Planar CMOS:
  - S/D Junction implants results in non-uniform junction profiles.
  - Short channel effects controlled with Halo & Extensions
- FinFET
  - Short channel effects controlled with Double Gate & Small  $W_{fin}$ .
  - For device with uniform current flow at top and bottom of fin,  $W_1 = W_2$  is needed.
    - Uniform S/D doping in fin needed
  - Achieving uniform junctions with conventional implants on tall fins with short  $L_g$  is difficult.
    - Advanced fin doping techniques are needed

# Conventional Approaches to Form Low Rs USJ's





- Advanced doping and anneals are needed for USJ's with low Rs

# Ultra Shallow Junctions in Silicon By Monolayer Doping (MLD)



- Extremely Simple Process

1. HF Deglaze to remove native oxide
2. Chemical Doping
  - Boron or Phosphorous
3. Oxide Cap
4. Anneal
5. Cap Removal



# Benefits of Monolayer Doping



- Sub 10-nm junctions achievable
  - No implant damage to substrate
    - Very significant to LSTP and III-V as it is defect-free
    - Hence USJ with very low junction leakage
  - Best known method for doping non-planar structures
  - Minimal material loss associated with post implant clean-up
  - Lower equipment and processing costs
- 
- Applicable to various substrates (Si, SiGe, Ge, III-V)
  - Long roadmap envisioned for MLD

# UC Berkeley MLD Process for Si Substrates



[http://nano.eecs.berkeley.edu/publications/MLD\\_NatureMat\\_2008.pdf](http://nano.eecs.berkeley.edu/publications/MLD_NatureMat_2008.pdf)

- Si wafers are treated with dilute hydrofluoric acid to remove the native  $\text{SiO}_2$ .
- The Si surface is then reacted with dopants and mesitylene as a solvent for 2.5 h at  $120^\circ\text{C}$  to assemble a dopant-containing monolayer.
- $\text{SiO}_2$  is electron-beam evaporated as a cap
- The substrate is spike annealed between  $900$ - $1050^\circ\text{C}$  in Ar ambient to drive in the atoms and achieve USJs.

# MLD of Si: Manufacturing Issues to Address



[http://nano.eecs.berkeley.edu/publications/MLD\\_NatureMat\\_2008.pdf](http://nano.eecs.berkeley.edu/publications/MLD_NatureMat_2008.pdf)

- Mesitylene solvent Process: 2.5 hours @ 120°C
- Mesitylene Boiling Point (BP) is 140°C / Flash Point (FP) is 44°C
  - University work carried out in a glove box with a dry N<sub>2</sub> environment, and all reactions performed under argon bubbling to ensure an oxygen-free environment
- Semiconductor industry disinclined to run potentially explosive process
  - Major equipment manufacturers have declined running demonstrations with Mesitylene
- Will require integration to properly implement masks to differentiate n and p junctions
  - Typical photoresist mask will not hold up to solvents
  - Can incorporate oxide mask as part of oxide cap process


# SEMATECH Plans/Progress for USJ of Si



- Reengineer process to be safer
  - Raise solvent FP
  - Lower Process Temperature
- Requirements for alternative solvent
  - Aromatic
  - Small molecular structure
  - No ligand exchange during reaction
- Requirement for reaction process
  - Process Temp ↓      Process Time ↑




# P-Doping Demonstration Results



- MLD Process run in purged glove box @ supplier site with alternative solvent
- Capped with SiO<sub>2</sub> at SEMATECH
- Spike annealed in N<sub>2</sub>

# MLD and III-V

# High Mobility for High Performance at Low Power



After: D. Antoniadis, IBM J. Res. Dev (2006)

- For  $L_G < 20\text{nm}$ , carrier velocity may be ballistic
- Note:  $v \sim 1/\sqrt{m^*}$
- And:  $\mu \sim 1/m^*$
- Therefore:  $\mu \sim v_{\theta}^2$ 
  - Assume  $\tau$  constant
- Which implies:
  - Channel mobility  $\mu \sim 16\times$  r-Si ( $\sim 3500\text{ cm}^2/\text{Vs}$ )
  - Not demonstrated for s-Si
  - New channel material with adequate *surface* channel  $\mu$
  - For example: GaAs requires  $2-3\times \rightarrow \mu \sim 10^4$

High mobility channels (Ge, III-V based) provide for high performance (Ion) AND low power (Vcc scaling)


# Properties of Promising High Mobility Materials [Electrons and Holes]



Property/ Material	Si	Ge	GaAs	In <sub>0.53</sub> Ga <sub>0.47</sub> As	InAs	Graphene
E <sub>g</sub> (eV)	1.1	0.66	1.4	0.75	0.35	0*
μ <sub>n</sub> (cm <sup>2</sup> /v-sec)	1,350	3,900	4,600	>8,000	40,000	>100,000
μ <sub>p</sub> (cm <sup>2</sup> /v-sec)	480	1,900	500	350	<500	>100,000
m*/m <sub>0</sub>	0.165	0.12	0.067	0.041	0.024	<0.01
Lattice mismatch to Si	0	4%	4%	8%	12%	n.A

pMOSFET
nMOSFET

# Parasitic Resistance and Junctions Requirements with III-V



Junctions

Targets
$R_{sh} = 100\text{-}200 \text{ } \Omega/\text{sq}$
$X_j = 5\text{-}15 \text{ nm}$
$\mu = 2500 \text{ cm}^2/\text{Vs}$
$n_s = 2.5 \times 10^{13} \text{ cm}^{-2}$
$N_d = 5 \times 10^{19} \text{ cm}^{-3}$
$J_j < 0.1 \text{ A}/\text{cm}^2$
Low defect density
$I_{S/D \text{ leak}} < 100 \text{ nA}/\mu\text{m}$

# III-V Junction options



	Beam line	Epi S/D	MLD	Plasma
Pro	<ul style="list-style-type: none"> <li>Industry standard process</li> </ul>	<ul style="list-style-type: none"> <li>High Nd</li> <li>Abrupt junctions</li> <li>Zero damage</li> </ul>	<ul style="list-style-type: none"> <li>Elegant</li> <li>Zero damage</li> <li>USJ</li> <li>Conformal</li> </ul>	<ul style="list-style-type: none"> <li>Lower damage than beam line.</li> <li>Low energy for USJ</li> <li>Conformal</li> </ul>
Con	<ul style="list-style-type: none"> <li>Damage</li> <li>Profile</li> <li>Activation</li> </ul>	<ul style="list-style-type: none"> <li>Process complexity</li> <li>Low <math>R_{sh}</math> S/D extension</li> </ul>	<ul style="list-style-type: none"> <li>Optimization Required</li> <li>Activation</li> </ul>	<ul style="list-style-type: none"> <li>Optimization Required</li> </ul>

# Challenges with III-V USJ Implant/Anneal Options



- Damage in the crystal lattice
  - Leakage of low power transistors
- Accurate placement of dopant profile
  - Currently devices use spike anneals to activate dopant, but unlikely to meet the targets for future generations.
- Accurate placement of dopant due to angle
  - Shrinking wells and device isolation
- Cost
  - Expensive tools, process complexity



# SEMATECH MLD Process on III-V Substrates



- InGaAs pieces
  - Cleaned with acetone and isopropanol
  - Deglazed in HF
- Placed in an **Ammonium Sulfide solution**  
 **$(\text{NH}_4)_2\text{S}_x$** 
  - Solution is maintained in a water bath at elevated temperature


# How does S Passivation Work?






- Two competitive chemical reaction processes occurring
  - $\text{GaAs} + \text{S}^{2-} \rightarrow \text{GaS} + \text{As}_2\text{S}_3$  sulfides
  - $\text{Ga} + \text{As sulfides} + \text{H}_2\text{O} \rightarrow \text{Ga}_x\text{O}_y + \text{As}_x\text{O}_y$
- Second reaction is stronger
  - Sulfide layer formed is mostly converted into oxides
  - Oxides are soluble in water.
- One monolayer of S atoms remains on the surface
- The atomic surface density is  $5.6 \times 10^{14} / \text{cm}^2$ , which represents the maximum areal sulfur dose
  - Assuming a perfect monolayer

Li J. Appl Phys, 78 (4) 2764 (1995)

# MLD Advantage over Implantation




High resolution X-Ray Diffraction on  $In_{0.53}GaAs/InP$  indicates lattice quality deteriorates with high anneal temperature for implanted sample but not for non-implanted or MLD sample



# Effect of RTA Temperature



- $< 500\text{ }^{\circ}\text{C}$ , 30 s
  - $X_j < 3\text{ nm}^*$ ,  $R_{sh} > 1300\text{ }\Omega/\text{sq}$
  - Doping profile  $\sim 1\text{ nm/dec}$
- $> 500\text{ }^{\circ}\text{C}$ , 30 s
  - $X_j = 9\text{ nm}^*$ ,  $R_{sh} = 164\text{ }\Omega/\text{sq}$
  - Long diffusion tail




$N_d$  and  $X_j$  increase with temperature

# Effect of ms-Flash Anneal




Sample	$R_{sh}^*$	$\mu^*$	$n^*$
	$\Omega/sq$	$cm^2/Vs$	$\times 10^{12} cm^{-2}$
Temp <sub>1</sub>	450	3200	4.3
Temp <sub>2</sub>	277	1460	15
RTA, 30s	164	2682	14



Ms-flash has higher near surface concentration, but not increased activation, further optimization necessary.

\* VdP Hall data. \*\* Estimated  $T_p$


Ms- flash profile



# Effect of Capping Layer




- S desorbs at temps  $\geq 250$  °C
- Cap type influences S incorporation
- Attributable to temperature of deposition




Process	Total Dopant	$R_{sh}$ (ohm/ $\square$ ) Hall	Mob ( $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ )
PVD SiN	3.5E+13	104	2570
ALD SiO <sub>2</sub>	4E+13	223.5	1570
ALD Al <sub>2</sub> O <sub>3</sub>	1.9E+13	296.8	1830
250°C SiO <sub>2</sub>	2.5E+13	291	1310


# Temp Dependence on Leakage Current



MLD




I/I



MLD reverse junction leakage shows stronger temp. dependence indicating damage induced tunneling process is not dominant.




# Self-aligned III-V USJ with Low $R_{sh}$



- Self aligned junction formation without regrowth.
- Steep junctions with low  $R_{sh}$
- Achieving  $X_j$  and  $R_{sh}$  targets

# Benchmarking MLD Results



SEMATECH BKM on Si

SEMATECH MLD on InGaAs  
 $R_{sh}$  based on Hall Data

Promising process for self aligned junctions  
in III-V FETs for low  $R_{ext}$


# MLD of III-V: Manufacturing Issues to Address



- n-dopant - Ammonium sulfide solution  $(\text{NH}_4)_2\text{S}_x$ , not environmentally friendly
  - Very Toxic – stringent storage requirements
  - Processing limited to below  $45^\circ\text{C}$
  - Off-site disposal may be required
  - BUT – solutions exist
- p-dopant identification challenging

# Summary



- Power constrained CMOS scaling and control of short channel effects  challenges for junctions
- New materials and new architectures require new techniques and processes
  - FinFETS - Shallow conformal doping
  - III-V Materials – Shallow non-damaging doping
- SEMATECH has successfully demonstrated a 200mm manufacturable self-aligned III-V MLD USJ with low  $R_{sh}$  using wet processing
- SEMATECH's advanced process and device technologies for USJ's are enabling CMOS Scaling

# Worldwide collaboration SEMATECH and ISMI members

